Title of article
50 Gbit/s 2:1 multiplexer in 0.13 (mu)m CMOS technology
Author/Authors
M.، Wurzer, نويسنده , , D.، Kehrer, نويسنده , , H.-D.، Wohlmuth, نويسنده , , H.، Knapp, نويسنده ,
Issue Information
روزنامه با شماره پیاپی سال 2004
Pages
0
From page
1
To page
0
Abstract
A fully integrated 2:1 multiplexer IC which operates at up to 50 Gbit/s data rate is presented. The MUX uses inductive shunt peaking and an output series inductor for higher bandwidth. The MUX directly drives the 50 (Omega) load. The IC is fabricated in a 0.13 (mu)m bulk CMOS technology and draws 65 mA at 1.5 V supply voltage. The output voltage swing is 2*100 mV.
Keywords
Hydrograph
Journal title
IEE Electronics Letters
Serial Year
2004
Journal title
IEE Electronics Letters
Record number
107014
Link To Document