Asynchronous rate divider and multiplier designs for LEDR logic

Designs for asynchronous circuit modules that allow communication using level encoded dual-rail (LEDR) signalling between two circuits that operate at different computation rates are presented. Signal transition graphs and asynchronous flow tables are used to design these circuits to the gate and transistor level and they are simulated to validate functionality.