Universal masking on logic gate level

A concept of random masking of arbitrary logic circuits on the logic gate level is developed and several techniques are proposed. The results are important for protecting hardware implementations of crytographic algorithms against side-channel attacks.