Efficient scheduling method to reduce memory requirement for lifting-based 2D DWT circuit

An efficient method to schedule the operations involved in the lifting-based 2D DWT is presented. The emphasis is put on the reduction of on-chip memory requirement. The circuit based on the presented method requires a much smaller number of memory cells than other approaches.