Fault tolerant permutation mapping in multistage interconnection network

An efficient scheme for fault tolerant mapping of permutations is designed. The proposed algorithm uses extra passes through the network, instead of additional hardware.