Reduction of multiple triggering in counting detectors

We present a scheme for reducing multiple triggering based on a “first-past-the-post” voting circuit interposed between the sensor amplifier/discriminators and the counters in an event-counting detector. We are currently designing a proof on circuit concept to implement the scheme and present simulations and preliminary layout to show how this circuit will operate and integrate with the rest of the detector array.