Holographic voltage profiling on 75 nm gate architecture CMOS devices

Voltage profiles of the source–drain region of a CMOS transistor with 75 nm gate architecture taken from an off-the-shelf Intel PIII processor are presented. The sample preparation using a dual beam system is discussed as well as details of the electron optical setup of the microscope. Special attention is given to the analysis of the reconstructed holograms.