Effects of low dimensions on junction parameters of MOS devices

The electrical properties of the drain–substrate diode of submicronic devices are shown to be related to the device geometrical structure. The analysis takes into account two-dimensional edge effects. Intrinsic parameters are extracted from current–voltage characteristics and obtained dependant on the gate length and width. A degradation of the electrical properties is discussed and edge effects are related to small gate surface.