Title of article :
A novel single-phase multi-level inverter topology based on bridge-type connected sources with enhanced number of levels per number of devices
Author/Authors :
Esmaeili ، Fatemeh Power Electronics Research Lab. (PERL) - Faculty of Electrical Engineering - Sahand University of Technology , Varesi ، Kazem Power Electronics Research Lab. (PERL) - Faculty of Electrical Engineering - Sahand University of Technology
Abstract :
This paper proposes a developed basic Multi-Level Inverter (MLI) topology that is commercially suited for higher number of levels. The suggested topology can produce larger ratios of steps per DC sources, switches, gate-driver circuits and total devices than recently presented similar structures. The increased levels of suggested topology has led to low Total Harmonic Distortion (THD) and better power quality. Accordingly, the output-side filter can be removed or its size can be reduced. Also, the proposed topology doesn’t employ an H-bridge to produce negative levels. So, the total voltage stress on switches is reduced in great extent. All the aforementioned properties make the suggested topology a compact, light and cheaper structure. Also, the suitability for supplying resistive-inductive (R-L) loads is another merit of suggested topology. Since the magnitude of DC sources influences the number of levels, three different scenarios have been considered for selecting magnitude of DC sources in basic topology. Then, the switching states, key parameters and blocking voltage on switches of suggested basic topology have been presented for each scenario. In the following, the generalized topology have been proposed that is consisted of cascaded basic units. Then, a generalized methodology has been suggested for selecting magnitude of DC sources in generalized topology to minimize redundant switching states and maximize number of voltage levels. To verify properties of suggested topology, it has been compared with similar novel structures. Also, to check correct performance of suggested topology, its basic version has been simulated in PSCAD/EMTDC software. The comparison and simulation outcomes certify advantages and correct operation of proposed topology.
Keywords :
Multi , level inverter , Number of levels , devices , Total harmonic distortion , Voltage stress
Journal title :
Journal of Energy Management and Technology
Journal title :
Journal of Energy Management and Technology