• Title of article

    Bus Based Synchronization Method for CHIPPER Based NoC

  • Author/Authors

    Muralidharan, D. SASTRA University - Thanjavur, India , Muthaiah, R. SASTRA University - Thanjavur, India

  • Pages
    12
  • From page
    1
  • To page
    12
  • Abstract
    Network on Chip (NoC) reduces the communication delay of System on Chip (SoC). The main limitation of NoC is power consumption and area overhead. Bufferless NoC reduces the area complexity and power consumption by eliminating buffers in the traditional routers. The bufferless NoC design should include live lock freeness since they use hot potato routing. This increases the complexity of bufferless NoC design. Among the available propositions to reduce this complexity, CHIPPER based bufferless NoC is considered as one of the best options. Live lock freeness is provided in CHIPPER through golden epoch and golden packet. All routers follow some synchronization method to identify a golden packet. Clock based method is intuitively followed for synchronization in CHIPPER based NoCs. It is shown in this work that the worst-case latency of packets is unbearably high when the above synchronization is followed. To alleviate this problem, broadcast bus NoC (BBus NoC) approach is proposed in this work. The proposed method decreases the worst-case latency of packets by increasing the golden epoch rate of CHIPPER.
  • Keywords
    NoC , Bus Based Synchronization , Method for CHIPPER , Network on Chip (NoC)
  • Journal title
    Scientific Programming
  • Serial Year
    2016
  • Record number

    2607245