Configurations for IDDQ-Testable PLAs

In these two PLA configurations, adjacent precharge lines activate, and adjacent evaluation lines evaluate, to complementary logic levels. This design-for-test technique makes it possible to use IDDQ tests to defect all likely bridging faults-for the most part independently of the PLAʹs implemented function