Handling variations and uncertainties

With increased technology scaling, high variability and low reliability will likely be the main challenges for chip design and testing. This issue discusses some of the key issues for handling increasing variations and uncertainties. Also, D&Tʹs plans for 2007 special themes have been finalized.