Title of article
A fast bipolar-valued inner product processor chip for associative memory networks
Author/Authors
Wang، Chua-Chin نويسنده , , Hsueh، Ya-Hsin نويسنده , , Hunng، Chenn-Jung نويسنده ,
Issue Information
روزنامه با شماره پیاپی سال 2003
Pages
-957
From page
958
To page
0
Abstract
In this work, a novel and high-speed realization of bipolar-valued inner product processor for associative memory networks is presented, wherein the treatment of inner product of two bipolar vectors is given. Besides, a systolic architecture of digital compressors is used to reduce the carry propagation delay in the critical path of the inner product of two bipolar vectors.
Keywords
instrumentation , adaptive optics , methods , numerical
Journal title
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS
Serial Year
2003
Journal title
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS
Record number
61252
Link To Document