A 300-MS/s 14-bit digital-to-analog converter in logic CMOS

Describes a floating-gate trimmed 14-bit 300-MS/s current-steered digital-to-analog converter (DAC) fabricated in 0.25- and 0.18-(mu)m CMOS logic processes. We trim the static integral nonlinearity to +-0.3 least significant bits using analog charge stored on floating-gate pFETs. The DAC occupies 0.44mm/sup 2/ of die area, consumes 53 mW at 250 MHz, allows onchip electrical trimming, and achieves better than 72-dB spur-free dynamic range at 250 MS/s.