Application of the simulated annealing local search technique to problems of redundancy elimination in functional and parametric tests of integrated circuits Original Research Article

Testing integrated circuits is a costly process. The present article investigates combinatorial optimization problems reducing subsets of tests, which are redundant in a statistical sense. The solution to those problems is brought about by application of the Simulated annealing local search technique, which, in turn makes wide use of random number generation.