Reducing Power in FPGA Designs Through Glitch Reduction

RPower , JPower , XPower , Pipelining , Retiming , energy area delay , energy metrics , probability model , transition model , FPGA , digital design , glitch reduction , Power Estimation , power reduction , activity-rate based power estimation