چكيده لاتين :
A fast low-power l-bit full adder circuit suitable for nano-scale CMOS
implementation is presented. Out of the three modules in a common full-adder circuit, we have replaced one with a new design, and optimized another one, all with the goal to reduce the static power consumption. The design has been simulated and evaluated using the 65
nm PTM models.
