DocumentCode :
1002481
Title :
A Survey of Switch-Level Algorithms
Author :
Bryant, Randal E.
Author_Institution :
Carnegie Mellon University
Volume :
4
Issue :
4
fYear :
1987
Firstpage :
26
Lastpage :
40
Abstract :
The switch-level model provides a logical abstraction from the physical structure of a metal-oxide semiconductor(MOS) circuit to its digital behavior. At the switch level, a circuit is modeled as a network of transistor switches connecting a set of charge storage nodes. Node voltages are represented by discrete logic levels, and electrical behavior is modeled in a highly simplified way. Switch-level algorithms have been applied to such tasks as logic and fault simulation, formal hardware verification, timing analysis, and automatic test program generation. They have been implemented on sequential and parallel computers as well as by hardware simulation accelerators.
Keywords :
Analytical models; Automatic logic units; Circuit faults; Computational modeling; Hardware; Joining processes; Logic testing; Switches; Switching circuits; Voltage;
fLanguage :
English
Journal_Title :
Design & Test of Computers, IEEE
Publisher :
ieee
ISSN :
0740-7475
Type :
jour
DOI :
10.1109/MDT.1987.295146
Filename :
4070016
Link To Document :
بازگشت