Abstract :
The partial product matrix of a parallel squarer is symmetric. To reduce the depth of the partial product matrix, it can be typically folded, shifted and merged. A high performance parallel squarer design technique using pre-calculated sums of some partial products is presented. It is shown that the proposed method reduces the area, propagation delay and power consumption compared with previous squarers.
