DocumentCode
1030807
Title
Self: a self-timed systems design technique
Author
Lau, C.H.
Author_Institution
University of Edinburgh, Department of Electrical Engineering, Edinburgh, UK
Volume
23
Issue
6
fYear
1987
Firstpage
269
Lastpage
270
Abstract
An asynchronous CMOS circuit technique that can realise both combinatorial and sequential logic is introduced. Circuits so designed exhibit correct operation that is independent of wiring delays. An example of a first-in, first-out (FIFO) memory will be used to illustrate the technique.
Keywords
CMOS integrated circuits; combinatorial circuits; integrated logic circuits; logic design; sequential circuits; FIFO memory; Self; asynchronous CMOS circuit technique; combinatorial logic; logic design; self-timed systems design technique; sequential logic;
fLanguage
English
Journal_Title
Electronics Letters
Publisher
iet
ISSN
0013-5194
Type
jour
DOI
10.1049/el:19870196
Filename
4257523
Link To Document