A novel technique for the reduction of capacitance spread in high Q SC circuits

A novel realization of a switched-capacitor (SC) integrator is proposed. The integrator attenuates the input during both clock phases, so that the time constant of the integrator is realized with the product of two capacitance ratios instead of a single capacitance ratio. The capacitance spread only increases as the square root of the time constant. This integrator is stray-insensitive. The influence of the finite DC-amplifier gain and dynamic settling is the same as in conventional SC integrators. A low-pass notch SC biquad is presented as an example to show the capacitance advantage of the integrator. The example also shows that the increase of amplifier offset is small if the total offset of the entire SC filter is considered. It is shown that the SC low-pass notch biquad reduces the total capacitance by a factor of more than three