A stability improvement of current gain in silicon planar transistors

Slow instability of current gain or the base current in silicon n-p-n planar transistors under large-current life tests in elevated temperatures is discussed. The instability is caused by the ion migration in the oxide bulk covering the intersection of emitter junction. Some results of experimental approach to make transistors insensitive to such a failure mode is also given.