Title :
A high-speed CMOS comparator for use in an ADC
Author :
McCarroll, Benjamin J. ; Sodini, Charles G. ; Lee, Hae-Seung
Author_Institution :
Dept. of Electr. Eng. & Comput. Sci., MIT, Cambridge, MA, USA
Abstract :
A dynamic latch preceded by an offset-cancelled amplifier is used in the 3- mu m CMOS comparator to obtain a response time of 43 ns. The offset-cancelled amplifier reduces the input-referred offset so that medium-resolution analog-to-digital converters (ADCs) can be built with this comparator. The use of pipelining within the comparator enables the offset cancellation to be done as the dynamic latch is enabled. Power and area are optimally distributed within the amplifier to minimize response time.<>
Keywords :
CMOS integrated circuits; analogue-digital conversion; comparators (circuits); pipeline processing; 3 micron; 43 ns; ADC; CMOS comparator; dynamic latch; high-speed; medium-resolution; offset-cancelled amplifier; pipelining; response time minimisation; Analog-digital conversion; CMOS logic circuits; CMOS process; Delay; Distributed amplifiers; Encoding; Latches; Pipeline processing; Power amplifiers; Voltage;
Journal_Title :
Solid-State Circuits, IEEE Journal of
