Algorithmic design of a hierarchical and modular leading zero detector circuit

A novel way of implementing the leading zero detector (LZD) circuit is described. The implementation is based on an algorithmic approach resulting in a modular and scalable circuit for any number of bits. This approach to LZD design yields both speed and area advantages over logic synthesis.