Abstract :
A floating resistor scheme is described in which a CMOS device is linearised by the application of a suitably scaled common-mode signal to the gate terminal only. SPICE studies indicate that the proposed resistor offers low distortion over a tuning range of 3:1. The design, for which a patent application has been filed, makes no special demands on device aspect ratios and could offer an economic alternative to fully-balanced topologies.
