DocumentCode
1075379
Title
A model for conduction in polycrystalline silicon—Part II: Comparison of theory and experiment
Author
Mandurah, Mohammad M. ; Saraswat, Krishna C. ; Kamins, Theodore I.
Author_Institution
Integrated Circuits Laboratory, Stanford, CA
Volume
28
Issue
10
fYear
1981
fDate
10/1/1981 12:00:00 AM
Firstpage
1171
Lastpage
1176
Abstract
In the preceding paper [1], a new phenomenological model for the electrical conduction in polycrystalline silicon was developed. Electrical conduction in polycrystalline silicon was shown to be controlled by dopant segregation, carrier trapping, and carrier tunneling through the grain boundaries. In this paper, the theoretical model is compared to experiment. The electrical behavior of polycrystalline silicon is shown to be influenced by the properties of the grain boundaries. In arsenic and phosphorus-doped polycrystalline-silicon films the grain boundaries are best modeled by rectangular barriers with a height of 0.66 eV and an approximate width of 7 Å. The width of the grain-boundary barriers and the density of carrier trapping states are found to be weak functions of the dopant species and sample processing. The resistivity is found to be a strong function of dopant concentration, dopant species, and processing history at low and intermediate dopant concentrations, and the model can be used to predict this behavior.
Keywords
Amorphous materials; Conductivity; Doping; Grain boundaries; Grain size; Laboratories; Semiconductor process modeling; Silicon; Temperature measurement; Tunneling;
fLanguage
English
Journal_Title
Electron Devices, IEEE Transactions on
Publisher
ieee
ISSN
0018-9383
Type
jour
DOI
10.1109/T-ED.1981.20505
Filename
1481657
Link To Document