Fast-acquisition PLL using fully digital natural-frequency-switching technique

A new phase-backed loop (PLL) with a simple architecture that overcomes the trade-off problem between acquisition time and phase noise was fabricated in a 0.2 mum CMOS process. One-fifth of the acquisition time of the integer-JV is achieved by switching only the division ratio with the optimised damping factor to control the natural frequency.