A parallel arithmetic hardware structure for recursive digital filtering

A flexible, low-cost hardware structure is described for implementing recursive digital filters. Either a parallel or cascade arrangement of any number of second-order filter sections may be implemented for each of the input channels. Although the internal arithmetic is fixed-point, filter coefficients may be represented in floating-point form to reduce coefficient roundoff error.