Title :
A Pulsed Neural Network With On-Chip Learning and Its Practical Applications
Author :
Zhuang, Hualiang ; Low, Kay-Soon ; Yau, Wei-Yun
Author_Institution :
Sch. of Electr. & Electron. Eng., Nanyang Technol. Univ., Singapore
Abstract :
This paper proposes a new model for the pulsed neural network. In this model, the information is coded in terms of firing times of pulses that are generated by the neuron. The pulses transmit through the network and excite the dynamics of the neuron. Their synchronism is utilized to design the architecture of the neural network such that it acts as a radial basis function (RBF) network. A new network-learning algorithm is also developed for this pulsed RBF network. The RBF neurons are generated based on the feature of the training data, and the synaptic delays can be adjusted to distribute these RBF neurons in the training data space. The pulse neural network has been implemented compactly with multiplierless approach for both the forward computation and learning algorithm with a field programmable gate array board. As an application demonstration, it is extended to a nonlinear look-up table and applied to estimate the friction occurs in a precision linear stage
Keywords :
field programmable gate arrays; learning (artificial intelligence); radial basis function networks; RBF network; field programmable gate array; nonlinear look-up table; on-chip network-learning algorithm; pulsed neural network; radial basis function; synaptic delay; Computer networks; Delay; Field programmable gate arrays; Network-on-a-chip; Neural networks; Neurons; Pulse generation; Radial basis function networks; Table lookup; Training data; Field programmable gate array (FPGA); linear motors; pulsed neural network; radial basis function (RBF) neural network;
Journal_Title :
Industrial Electronics, IEEE Transactions on
DOI :
10.1109/TIE.2006.888684
