DocumentCode :
1094962
Title :
An Efficient Method for Large-Scale Gate Sizing
Author :
Joshi, Siddharth ; Boyd, Stephen
Author_Institution :
Dept. of Electr. Eng., Stanford Univ., Stanford, CA
Volume :
55
Issue :
9
fYear :
2008
Firstpage :
2760
Lastpage :
2773
Abstract :
We consider the problem of choosing the gate sizes or scale factors in a combinational logic circuit in order to minimize the total area, subject to simple RC timing constraints, and a minimum-allowed gate size. This problem is well known to be a geometric program (GP), and can be solved by using standard interiorpoint methods for small- and medium-size problems with up to several thousand gates. In this paper, we describe a new method for solving this problem that handles far larger circuits, up to a million gates, and is far faster. Numerical experiments show that our method can compute an adequately accurate solution within around 200 iterations; each iteration, in turn, consists of a few passes over the circuit. In particular, the complexity of our method, with a fixed number of iterations, is linear in the number of gates. A simple implementation of our algorithm can size a 10 000 gate circuit in 25 s, a 100 000 gate circuit in 4 min, and a million gate circuit in 40 min, approximately. For the million gate circuit, the associated GP has three million variables and more than six million monomial terms in its constraints; as far as we know, these are the largest GPs ever solved.
Keywords :
combinational circuits; geometric programming; integrated logic circuits; iterative methods; logic gates; RC timing constraints; combinational logic circuit; geometric program; interiorpoint method; iteration method; large-scale gate sizing problem; Gate sizing; geometric programming; geometric programming (GP); large-scale optimization;
fLanguage :
English
Journal_Title :
Circuits and Systems I: Regular Papers, IEEE Transactions on
Publisher :
ieee
ISSN :
1549-8328
Type :
jour
DOI :
10.1109/TCSI.2008.920087
Filename :
4468751
Link To Document :
بازگشت