DocumentCode
1109448
Title
The Princeton Engine: a real-time video system simulator
Author
Chin, D. ; Passe, J. ; Bernard, F. ; Taylor, H. ; Knight, S.
Author_Institution
David Sarnoff Res. Center, Princeton, NJ, USA
Volume
34
Issue
2
fYear
1988
fDate
5/1/1988 12:00:00 AM
Firstpage
285
Lastpage
297
Abstract
The authors describe the Princeton Engine, a 29.3-GIPS image processing system capable of simulating video rate signals, including NTSC and HDTV video, in real time. It consists of a massively parallel arrangement of up to 2048 processing elements, each containing a 16-bit arithmetic unit, a multiplier, a 64-word triple-port register stack (one write, two read), and 16000 words of local processor memory. In addition, an interprocessor communication bus (IPC) permits exchanges of data between neighboring processors during one instruction cycle. The authors present a novel method of parallel programming for digital signal processing applications and provide several examples
Keywords
computerised picture processing; digital simulation; parallel processing; real-time systems; television systems; video signals; 29300 MIPS; HDTV; NTSC; Princeton Engine; arithmetic unit; digital signal processing applications; image processing system; instruction cycle; interprocessor communication bus; local processor memory; massively parallel arrangement; multiplier; parallel programming; processing elements; real-time video system simulator; register stack; video rate signals; Arithmetic; Digital signal processing; Engines; HDTV; Image processing; Parallel programming; Read-write memory; Real time systems; Registers; Signal processing;
fLanguage
English
Journal_Title
Consumer Electronics, IEEE Transactions on
Publisher
ieee
ISSN
0098-3063
Type
jour
DOI
10.1109/30.2943
Filename
2943
Link To Document