Abstract :
Presented is a systematic approach for the layout optimisation of a Si-based power device by a distributed large model considering all the layout parasitic components resulting from the interconnections. The optimisation in terms of gain, PldB and PAE is shown with the SiGe power devices. Using the optimised power devices, a preliminary two-stage power amplifier was implemented for PCS application.
