• DocumentCode
    1118795
  • Title

    SLOPES: Hardware–Software Cosynthesis of Low-Power Real-Time Distributed Embedded Systems With Dynamically Reconfigurable FPGAs

  • Author

    Shang, Li ; Dick, Robert P. ; Jha, Niraj K.

  • Author_Institution
    Dept. of Electr. & Comput. Eng., Queen´´s Univ., Kingston, Ont.
  • Volume
    26
  • Issue
    3
  • fYear
    2007
  • fDate
    3/1/2007 12:00:00 AM
  • Firstpage
    508
  • Lastpage
    526
  • Abstract
    In this paper, we present a multiobjective hardware-software cosynthesis system, called SLOPES, for multirate low-power real-time distributed embedded systems consisting of dynamically reconfigurable field-programmable gate arrays (FPGAs), processors, and heterogeneous communication resources. This cosynthesis algorithm simultaneously optimizes system price and average power consumption. First, we present an evolutionary algorithm that automatically determines the quantities and types of system resources, assigns tasks to different potentially reconfigurable processing elements, and assigns communication events to communication resources. Second, we propose a dynamic priority multirate scheduling algorithm to determine the times at which all the tasks and communication events in the system occur. This two-dimensional scheduling algorithm determines task priorities based on real-time constraints and detailed frame-by-frame FPGA reconfiguration overhead information. Experimental results indicate that the proposed method reduces schedule length by an average of 34.3% and reconfiguration energy by an average of 40.4%, compared to a method that does not consider the effect of partial reconfiguration during synthesis. SLOPES yields multiple system architectures that tradeoff system price and average power consumption under real-time constraints
  • Keywords
    embedded systems; evolutionary computation; field programmable gate arrays; hardware-software codesign; low-power electronics; network synthesis; reconfigurable architectures; scheduling; 2D scheduling algorithm; FPGA; SLOPES; communication resources; distributed embedded systems; evolutionary algorithm; hardware-software cosynthesis; low-power design; multiple system architectures; multirate scheduling algorithm; reconfigurable architectures; system resources; system-level synthesis; Computer architecture; Constraint optimization; Costs; Embedded computing; Embedded system; Energy consumption; Field programmable gate arrays; Real time systems; Reconfigurable architectures; Scheduling algorithm; Hardware–software co-design; low-power design; reconfigurable architectures; system-level synthesis;
  • fLanguage
    English
  • Journal_Title
    Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
  • Publisher
    ieee
  • ISSN
    0278-0070
  • Type

    jour

  • DOI
    10.1109/TCAD.2006.883909
  • Filename
    4100762