Title :
An Improved Min-Cut Algonthm for Partitioning VLSI Networks
Author :
Krishnamurthy, Balakrishnan
Author_Institution :
General Electric Research and Development Center
fDate :
5/1/1984 12:00:00 AM
Abstract :
Recently, a fast (linear) heuristic for improving min-cut partitions of VLSI networks was suggested by Fiduccia and Mattheyses [6]. In this-paper we generalize their ideas and suggest a class of increasingly sophisticated heuristics. We then show, by exploiting the data structures originally suggested by them, that the computational complexity of any specific heuristic in the suggested class remains linear in the size of the network.
Keywords :
Partitioning algorithms; VLSI layout; Computational complexity; Costs; Data structures; Design automation; Independent component analysis; Partitioning algorithms; Research and development; Terminology; Very large scale integration; Partitioning algorithms; VLSI layout;
Journal_Title :
Computers, IEEE Transactions on
DOI :
10.1109/TC.1984.1676460