DocumentCode :
1152879
Title :
The Impact of On-Chip Interconnections on CMOS RF Integrated Circuits
Author :
El-Desouki, Munir M. ; Abdelsayed, Samar M. ; Deen, M. Jamal ; Nikolova, Natalia K. ; Haddara, Yaser M.
Author_Institution :
Dept. of Electr. & Comput. Eng., McMaster Univ., Hamilton, ON, Canada
Volume :
56
Issue :
9
fYear :
2009
Firstpage :
1882
Lastpage :
1890
Abstract :
Achieving power- and area-efficient fully integrated transceivers is one of the major challenges faced when designing high-frequency electronic circuits suitable for biomedical applications or wireless sensor networks. The power losses associated with the parasitics of on-chip inductors, transistors, and interconnections have posed design challenges in the full integration of power-efficient CMOS radio-frequency integrated circuits (RF ICs). In addition, the parasitics of on-chip passive components that are integrated on lossy silicon substrates have made CMOS-based integrated circuits inferior to their compound-semiconductor counterparts. The parasitic effects of on-chip interconnections play a key role in RF circuit performance, particularly as the frequency of operation increases. Neglecting these effects leads to the significant degradation in circuit performance or even failure of operation in some cases. Furthermore, unlike transistors, miniaturization of interconnections does not improve their performance. This paper demonstrates the impact of metal layer resistivity and layout parasitics on an RF power amplifier (PA) and a low-noise amplifier (LNA). A nonlinear fully integrated 2.4-GHz class-E PA, with a class-F driver stage, and a 5-GHz LNA are discussed. The circuits were fabricated in a standard 0.18- mum CMOS technology. The layouts of the presented CMOS amplifiers were designed by carefully modeling the interconnection wires during the simulations and optimizing their widths for minimum parasitic effects and hence optimum measured circuit performance. Due to the careful layout design and interconnection optimization, the implemented amplifier circuits showed a good match between the measured and simulated performance characteristics.
Keywords :
CMOS integrated circuits; circuit optimisation; integrated circuit interconnections; integrated circuit layout; low noise amplifiers; power amplifiers; radiofrequency integrated circuits; system-on-chip; CMOS RF integrated circuits; RF circuit performance; RF power amplifier; amplifier circuits; biomedical applications; compound-semiconductor counterparts; frequency 2.4 GHz; frequency 5 GHz; high-frequency electronic circuits; integrated transceivers; interconnection optimization; interconnection wires; layout design; lossy silicon substrates; low-noise amplifier; on-chip inductors; on-chip interconnections; on-chip passive components; parasitic effects; power losses; power-efficient CMOS radio-frequency integrated circuits; size 0.18 micron; transistors; wireless sensor networks; CMOS integrated circuits; CMOS technology; Circuit optimization; Circuit simulation; Design optimization; Integrated circuit interconnections; Low-noise amplifiers; Radio frequency; Radiofrequency amplifiers; Radiofrequency integrated circuits; Amplifier; CMOS radio-frequency integrated circuits (RF ICs); class-E; class-F; interconnections; low-noise amplifier (LNA); low-power; parasitic-aware design; power amplifier (PA); radio frequency (RF);
fLanguage :
English
Journal_Title :
Electron Devices, IEEE Transactions on
Publisher :
ieee
ISSN :
0018-9383
Type :
jour
DOI :
10.1109/TED.2009.2026194
Filename :
5175419
Link To Document :
بازگشت