Title :
Processor Allocation for Horizontal and Vertical Parallelism and Related Speedup Bounds
Author :
Polychoronopoulos ; Banerjee, Utpal
Author_Institution :
Center for Supercomputing Research and Development, and with the Department of Electrical and Computer Engineering, the University of Illinois
fDate :
4/1/1987 12:00:00 AM
Abstract :
The main aim of the paper is to study allocation of processors to, parallel programs executing on a multiprocessor system, and the resulting speedups. First, we consider a parallel program as a sequence of steps where each step consists of a set of parallel operations. General bounds on the speedup on a p- processor system are derived based on this model. Measurements of code parallelism for the, LINPACK numerical package are presented to support the belief that typical numerical programs contain much potential parallelism that can be discovered by a good restructuring compiler. Next, a parallel program is represented as a task graph whose nodes are do across loops (i.e., loops whose iterations can be partially, overlapped). It is shown how processors can be allocated to exploit horizontal and vertical parallelism in such graphs. Two processor allocation heuristic algorithms (WP and PA) are presented. PA is the heart of the WP and is used to obtain efficient processor allocations for a set of independent parallel tasks. WP allocates processors to general task graphs. Finally, a general formula for the speedup of a DO across loop is given that is more accurate than the known formula.
Keywords :
DO all and DO across loops; multiprocessors; parallel Fortran programs; program graphs; program speedup; speedup bounds; vector machines; Heart; Heuristic algorithms; Memory architecture; Multiprocessing systems; Packaging; Parallel processing; Program processors; Research and development; Supercomputers; US Department of Energy; DO all and DO across loops; multiprocessors; parallel Fortran programs; program graphs; program speedup; speedup bounds; vector machines;
Journal_Title :
Computers, IEEE Transactions on
DOI :
10.1109/TC.1987.1676923