DocumentCode :
1162827
Title :
Algorithms for hardware allocation in data path synthesis
Author :
Devadas, Srinivas ; Newton, A. Richard
Author_Institution :
Dept. of Electr. Eng. & Comput. Sci., MIT, Cambridge, MA, USA
Volume :
8
Issue :
7
fYear :
1989
fDate :
7/1/1989 12:00:00 AM
Firstpage :
768
Lastpage :
781
Abstract :
Novel algorithms for the simultaneous cost/resource-constrained allocation of registers, arithmetic units, and interconnect in a data path have been developed. The entire allocation process can be formulated as a two-dimensional placement problem of microinstructions in space and time. This formulation readily lends itself to the use of a variety of heuristics for solving the allocation problem. The authors present simulated-annealing-based algorithms which provide excellent solutions to this formulation of the allocation problem. These algorithms operate under a variety of user-specifiable constraints on hardware resources and costs. They also incorporate conditional resource sharing and simultaneously address all aspects of the allocation problem, namely register, arithmetic unit, and interconnect allocation, while effectively exploring the existing tradeoffs in the design space
Keywords :
circuit layout CAD; optimisation; algorithms; arithmetic units; conditional resource sharing; cost/resource-constrained allocation; data path synthesis; hardware allocation; interconnect; microinstructions; registers; simulated-annealing-based algorithms; two-dimensional placement problem; user-specifiable constraints; Arithmetic; Costs; Expert systems; Hardware; Helium; Mathematical model; Registers; Resource management; Scheduling; Signal processing algorithms;
fLanguage :
English
Journal_Title :
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Publisher :
ieee
ISSN :
0278-0070
Type :
jour
DOI :
10.1109/43.31534
Filename :
31534
Link To Document :
بازگشت