DocumentCode
1164695
Title
Vdd/2 clock swing D flip-flop using output feedback and MTCMOS
Author
Lin, S. ; Yang, H.
Author_Institution
Dept. of Electron. Eng., Tsinghua Univ., Beijing, China
Volume
42
Issue
15
fYear
2006
fDate
7/20/2006 12:00:00 AM
Firstpage
853
Lastpage
854
Abstract
By using output feedback and MTCMOS, a low clock swing D flip-flop is proposed. Experimental results show that the leakage and total power of the proposed flip-flop can be reduced by an average of 58.14 and 55.76% in standby mode and in active mode, respectively.
Keywords
CMOS logic circuits; circuit feedback; flip-flops; MTCMOS technology; active mode; low clock swing D flip-flop; output feedback; standby mode;
fLanguage
English
Journal_Title
Electronics Letters
Publisher
iet
ISSN
0013-5194
Type
jour
DOI
10.1049/el:20060776
Filename
1683656
Link To Document