DocumentCode :
1172613
Title :
A quad-band GSM-GPRS transmitter with digital auto-calibration
Author :
Lee, See Taur ; Fang, Sher Jiun ; Allstot, David J. ; Bellaouar, Abdellatif ; Fridi, Ahmed R. ; Fontaine, Paul A.
Author_Institution :
Dept. of Electr. Eng., Univ. of Washington, Seattle, WA, USA
Volume :
39
Issue :
12
fYear :
2004
Firstpage :
2200
Lastpage :
2214
Abstract :
A low-power low-voltage fully integrated fast-locking quad-band (850/900/1800/1900-MHz) GSM-GPRS transmitter is described. It exploits closed-loop phase-locked loop (PLL) upconversion using a modulated fractional-N frequency synthesizer with digital auto-calibration. It uses a type-I PLL in a mostly digital IC with no external components and achieves a lock time of 43 μs, a tuning range of 500 MHz, receive-band phase noise of -158dBc/Hz and -165 dBc/Hz for the high and low bands, respectively, and reference feed through of -93.9 dBc. It is implemented in 2.1 mm2 using a 0.13-μm CMOS process and meets all quad-band GSM transmitter specifications with a current consumption of only 28 mA from a single 1.5-V power supply.
Keywords :
CMOS digital integrated circuits; cellular radio; frequency synthesizers; low-power electronics; phase locked loops; radio transmitters; radiofrequency integrated circuits; sample and hold circuits; 0.13 micron; 1.5 V; 1800 MHz; 1900 MHz; 28 mA; 43 mus; 500 MHz; 850 MHz; 900 MHz; CMOS process; closed-loop phase-locked loop; coarse tuning; delta-sigma circuit; digital auto-calibration; digital integrated circuit; divide-by-two; dual modulus; fractional-N synthesizer; frequency synthesizer; phase detector; phase noise; pre-emphasis filter; quad-band GSM-GPRS transmitter; sample-and-hold circuit; type-I PLL; voltage-controlled oscillators; Digital integrated circuits; Digital modulation; Frequency modulation; Frequency synthesizers; Integrated circuit noise; Phase locked loops; Phase modulation; Phase noise; Transmitters; Tuning; 211;sigma; 65; Auto-calibration; CMOS; GPRS; GSM; PLLs; S/H; VCOs; coarse tuning; delta&#; divide-by-two; dual-modulus; fast-locking; fractional-; modulation; phase detector; phase-locked loops; pre-emphasis filter; sample-and-hold; transmitters; voltage-controlled oscillators;
fLanguage :
English
Journal_Title :
Solid-State Circuits, IEEE Journal of
Publisher :
ieee
ISSN :
0018-9200
Type :
jour
DOI :
10.1109/JSSC.2004.836342
Filename :
1362829
Link To Document :
بازگشت