Title :
Revival: A Variation-Tolerant Architecture Using Voltage Interpolation and Variable Latency
Author :
Liang, Xiaoyao ; Wei, Gu-Yeon ; Brooks, David
Author_Institution :
Harvard Univ., Cambridge, MA
Abstract :
Process variations will significantly degrade the performance benefits of future microprocessors as they move toward nanoscale technology. Device parameter fluctuations can introduce large variations in peak operation among chips, cores on a single chip, and microarchitectural blocks within one core. The revival technique combines the post-fabrication tuning techniques voltage interpolation (VI) and variable latency (VL) to reduce such frequency variations.
Keywords :
interpolation; nanoelectronics; device parameter fluctuations; frequency variations; process variations; revival technique; variable latency; variation-tolerant architecture; voltage interpolation; CMOS technology; Degradation; Delay; Fluctuations; Frequency; Interpolation; Microarchitecture; Microprocessors; Tuning; Voltage; process variations; variable latency; voltage interpolation;
Journal_Title :
Micro, IEEE
