• DocumentCode
    1184509
  • Title

    Implementation of a fast digital processor using the residue number system

  • Author

    Huang, Chao H. ; Peterson, Don G. ; Rauch, Herbert E. ; Teague, John W. ; Fraser, David F.

  • Volume
    28
  • Issue
    1
  • fYear
    1981
  • fDate
    1/1/1981 12:00:00 AM
  • Firstpage
    32
  • Lastpage
    38
  • Abstract
    This paper contains a description of a special purpose digital processor which has been implemented using residue arithmetic. The processor does two-dimensional pulse matching by convolving a twodimensional five-by-five filter with the Incoming data stream. The digital processor is controlled by an Intel 8066 16-bit microprocessor and can store up to 16 distinct pulse patterns with the option of elementary error detection. The design employs modular architecture and a pipeline approach with emitter coupled logic (ECL) Integrated circuits and uses table look-up for calculations in the residue number system. Components have been chosen so that the filter is capable of making thirty million five-by-five filter convolutions per second for two-dimensional pulse matching and signal detection. In actual operation the hardware runs error free at the rate of twenty million operations per second. The circulating input buffer is the limiting factor for higher operation rates.
  • Keywords
    Bipolar integrated circuits, logic; DSP; Digital signal processing (DSP); Modular computer systems; Multidimensional digital filters; Residue arithmetic; Coupling circuits; Digital arithmetic; Digital control; Error correction; Logic circuits; Logic design; Matched filters; Microprocessors; Pipelines; Process control;
  • fLanguage
    English
  • Journal_Title
    Circuits and Systems, IEEE Transactions on
  • Publisher
    ieee
  • ISSN
    0098-4094
  • Type

    jour

  • DOI
    10.1109/TCS.1981.1084905
  • Filename
    1084905