Title :
Optimization of CMOS arbiter and synchronizer circuits with submicrometer MOSFETs
Author :
Sakurai, Takayasu
Author_Institution :
Toshiba Corp., Kawasaki, Japan
fDate :
8/1/1988 12:00:00 AM
Abstract :
A convenient optimization method using a circuit simulator SPICE2 with realistic models for short-channel MOSFETs and capacitances is described. By using this method, MOSFET size optimization is carried out and it is found that the optimum size ratio of NMOS versus PMOS shifts from the simple theory of S. Flannagan (ibid., vol 20, p.880-2, 1985). NMOS size should be larger than PMOS size. This is due to the velocity saturation carriers in short-channel MOSFETs. The effects of the parasitic PMOS and NMOS sizes, supply voltage, and temperature are also considered. It is also shown that the symmetry of the cross-coupled NANDs and insertion of cascaded inverters do not help the optimization
Keywords :
CMOS integrated circuits; circuit CAD; circuit analysis computing; integrated logic circuits; logic CAD; optimisation; synchronisation; CMOS arbiter; SPICE2; circuit simulator; logic circuits; optimization method; parasitic NMOS; parasitic PMOS; short-channel MOSFETs; size optimization; sub-micron devices; supply voltage; synchronizer circuits; temperature; velocity saturation carriers; Circuit simulation; MOS devices; MOSFETs; Metastasis; Optimization methods; Semiconductor device modeling; Semiconductor device noise; Temperature; Very large scale integration; Voltage;
Journal_Title :
Solid-State Circuits, IEEE Journal of
