A Multichannel Counter/Timer Interface for the Acquisition of Neuronal Spike Trains

The design of an inexpensive multichannel counter/timer interface for a laboratory computer based on the IEEE-696 bus standard is described. The primary application for this interface is for the acquisition of timing information from neuronal spike trains. The interface incorporates four separate timer channels as well as interrupt vector generation logic to reduce software overhead.