DocumentCode :
1232652
Title :
An efficient two´s complement systolic multiplier for real-time digital signal processing
Author :
Roy, Rajat ; Bayoumi, Magdy A.
Author_Institution :
Center for Adv. Comput. Studies, Univ. of Southwestern Louisiana, Lafayette, LA, USA
Volume :
36
Issue :
11
fYear :
1989
fDate :
11/1/1989 12:00:00 AM
Firstpage :
1488
Lastpage :
1493
Abstract :
The authors propose a fast, area-efficient, bit-parallel systolic architecture for two´s complement multiplication, which can be implemented on a single VLSI chip. This architecture is more efficient than other reported bit-parallel architectures in terms of performance and utilization of silicon area. The bit cells are arranged in a 2-D array which enhances the extensibility and provides efficiency for high-precision data. Barrel shifters are employed on the cell level instead of a basic full adder, which increases the throughput rate by a factor of three over the other reported pipeline structures. The structure is highly regular and programmable, and it can be adapted to the requirements of different digital signal processing applications without significant loss in throughput and efficiency
Keywords :
VLSI; cellular arrays; computerised signal processing; digital signal processing chips; multiplying circuits; 2-D array; VLSI; barrel shifters; bit-parallel systolic architecture; cell level; digital signal processing; real-time digital signal processing; silicon area; throughput rate; two´s complement systolic multiplier; Adders; Digital signal processing; Power amplifiers; Rectifiers; Resonance; Signal processing algorithms; Solid state circuits; Switches; Throughput; Very large scale integration;
fLanguage :
English
Journal_Title :
Circuits and Systems, IEEE Transactions on
Publisher :
ieee
ISSN :
0098-4094
Type :
jour
DOI :
10.1109/31.41310
Filename :
41310
Link To Document :
بازگشت