DocumentCode :
1233137
Title :
New power-of-2 RNS scaling scheme for cell-based IC design
Author :
Meyer-Bäse, Uwe ; Stouraitis, Thanos
Author_Institution :
Dept. of Electr. & Comput. Eng., Florida State Univ., Tallahassee, FL, USA
Volume :
11
Issue :
2
fYear :
2003
fDate :
4/1/2003 12:00:00 AM
Firstpage :
280
Lastpage :
283
Abstract :
Previous scaling schemes are based on the conversion of the unpositional residue number system (RNS) digits into a positional number system via Chinese remainder theorem (CRT) or mixed-radix-conversion (MRC) and the back conversion into RNS with an associated size and speed penalty in cell-based integrated circuit (CBIC) designs. This paper presents a new scaling approach, which allows faster and more efficient schemes, because the scaling uses only RNS operations within the small word length channels.
Keywords :
VLSI; application specific integrated circuits; circuit CAD; integrated circuit design; residue number systems; ASIC synthesis; cell-based IC design; cell-based integrated circuit; positional number system; power-of-2 RNS scaling scheme; residue number system; Application specific integrated circuits; Arithmetic; Cathode ray tubes; Correlators; Digital signal processing chips; Dynamic range; Integrated circuit synthesis; Sensor arrays; Signal processing; Signal synthesis;
fLanguage :
English
Journal_Title :
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
Publisher :
ieee
ISSN :
1063-8210
Type :
jour
DOI :
10.1109/TVLSI.2003.810799
Filename :
1210508
Link To Document :
بازگشت