DocumentCode
1237094
Title
Proving Liveness and Termination of Systolic Arrays Using Communicating Finite State Machines
Author
Gouda, Mohamed G. ; Lee, Hui-seng
Author_Institution
Department of Computer Sciences, University of Texas
Issue
10
fYear
1985
Firstpage
1240
Lastpage
1251
Abstract
We model a systolic array as a network of, mostly identical, communicating finite state machines that exchange messages over one-to-one, unbounded, FIFO channels. Each machine has a cyclic behavior; in each cycle, a machine first receives one message from each of its input channels, then sends one message to each of its output channels. If in a cycle a machine does not have any data message to send to one of its output channels, it sends a null message instead; thus, machines exchange two types of messages, data and null. We characterize the liveness and termination properties for such networks, and discuss two algorithms that can be used to decide these properties for any given network. We apply these algorithms to establish the liveness and termination properties of four systolic array examples. These examples include a linear matrix-vector multiplier, a linear priority queue, and a search tree.
Keywords
Communicating finite state machines; VLSI; communication progress; liveness; systolic array; termination; verification; Automata; Computer networks; Costs; History; Joining processes; Protocols; Safety; Systolic arrays; Very large scale integration; Wires; Communicating finite state machines; VLSI; communication progress; liveness; systolic array; termination; verification;
fLanguage
English
Journal_Title
Software Engineering, IEEE Transactions on
Publisher
ieee
ISSN
0098-5589
Type
jour
DOI
10.1109/TSE.1985.231871
Filename
1701939
Link To Document