On multistage interconnection networks with small clock cycles

In packet switching using multistage interconnection networks (MIN´s), it is generally assumed that the packet movements successively propagate from the last stage to the first stage in one network cycle. Ding and Bhuyan (1994), however, have shown that the network performance can be significantly improved if the packet movements are confined within each pair of adjacent stages using small clock cycles. In this short note, we present a model for estimating the performance of multibuffered MIN´s employing the approach. Using the model, the relative effectiveness of the approach is identified compared to the traditional design