DocumentCode :
1250517
Title :
Power and signal integrity co-design for quad flat non-lead package
Author :
Guan, S.-W. ; Kuo, C.-W. ; Wang, C.-C. ; Kitazawa, T.
Author_Institution :
Dept. of Electr. Eng., Nat. Sun Yat-Sen Univ., Kaohsiung, Taiwan
Volume :
48
Issue :
15
fYear :
2012
Firstpage :
942
Lastpage :
943
Abstract :
The co-design of power and signal integrity issues on a quad flat non-lead (QFN) package is described. A novel decoupling capacitor is achieved by separating the die pad and footprint, coating a solder mask on the footprint and connecting the footprint to the printed circuit board power plane through a via. Large capacitance between power (footprint) and ground (die pad) resulted from the thin mask and large die pad lowering the input impedance of the power delivery network without parasitic effects at low frequency. A power bridge and a ground bridge are introduced to substitute the wire bond to decrease the inductance and hence the impedance magnitude up to 30%, thus enhancing the power integrity at high frequency. A modified design called hybrid power/ground exhibits great signal integrity by providing good reference for signals. The thermal dissipation is also better than the first design through direct contact of the die pad and the footprint ground regions. The overall design demonstrates excellent broadband performance for signal and power integrity.
Keywords :
capacitors; integrated circuit packaging; masks; printed circuit design; solders; QFN package; decoupling capacitor; die pad; footprint ground regions; ground bridge; hybrid power-ground; parasitic effects; power bridge; power delivery network; power integrity codesign; power integrity enhancement; printed circuit board power plane; quad flat nonlead package; signal integrity codesign; solder mask; thermal dissipation; thin mask; wire bond;
fLanguage :
English
Journal_Title :
Electronics Letters
Publisher :
iet
ISSN :
0013-5194
Type :
jour
DOI :
10.1049/el.2012.0494
Filename :
6248350
Link To Document :
بازگشت