Title :
Performance analysis of low-power 1-bit CMOS full adder cells
Author :
Shams, Ahmed M. ; Darwish, T.K. ; Bayoumi, Magdy A.
Author_Institution :
Intel Corp., Hillsboro, OR, USA
Abstract :
A performance analysis of 1-bit full-adder cell is presented. The adder cell is anatomized into smaller modules. The modules are studied and evaluated extensively. Several designs of each of them are developed, prototyped, simulated and analyzed. Twenty different 1-bit full-adder cells are constructed (most of them are novel circuits) by connecting combinations of different designs of these modules. Each of these cells exhibits different power consumption, speed, area, and driving capability figures. Two realistic circuit structures that include adder cells are used for simulation. A library of full-adder cells is developed and presented to the circuit designers to pick the full-adder cell that satisfies their specific applications.
Keywords :
CMOS logic circuits; adders; low-power electronics; 1 bit; circuit design; circuit simulation; driving capability; low-power CMOS full adder cell; performance analysis; power consumption; Adders; Arithmetic; Buildings; Circuit simulation; Energy consumption; Joining processes; Performance analysis; Switching circuits; Very large scale integration; Virtual prototyping;
Journal_Title :
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
