Title :
Area-Time Efficient Scaling-Free CORDIC Using Generalized Micro-Rotation Selection
Author :
Aggarwal, Supriya ; Meher, Pramod K. ; Khare, Kavita
Author_Institution :
Nat. Inst. of Technol., Bhopal, India
Abstract :
This paper presents an area-time efficient CORDIC algorithm that completely eliminates the scale-factor. By suitable selection of the order of approximation of Taylor series the proposed CORDIC circuit meets the accuracy requirement, and attains the desired range of convergence. Besides we have proposed an algorithm to redefine the elementary angles for reducing the number of CORDIC iterations. A generalized micro-rotation selection technique based on high speed most-significant-1-detection obviates the complex search algorithms for identifying the micro-rotations. The proposed CORDIC processor provides the flexibility to manipulate the number of iterations depending on the accuracy, area and latency requirements. Compared to the existing recursive architectures the proposed one has 17% lower slice-delay product on Xilinx Spartan XC2S200E device.
Keywords :
approximation theory; digital arithmetic; field programmable gate arrays; iterative methods; microprocessor chips; CORDIC circuit; CORDIC iterations; CORDIC processor; Taylor series; Xilinx Spartan XC2S200E device; approximation order; area-time efficient CORDIC; complex search algorithms; coordinate rotation digital computer; generalized microrotation selection; scaling-free CORDIC; slice-delay product; Accuracy; Approximation methods; Computer architecture; Convergence; Signal processing algorithms; Taylor series; Very large scale integration; coordinate rotation digital computer (CORDIC); cosine/sine; field-programmable gate array (FPGA); most-significant-1; recursive architecture;
Journal_Title :
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
DOI :
10.1109/TVLSI.2011.2158459
